Головна Спрощенний режим Опис Шлюз Z39.50
Авторизація
Прізвище
Пароль
 

Бази даних


Доступ до повнотекстових книг Springer Nature (через IP-адреси БДМУ) - результати пошуку

Вид пошуку

Зона пошуку
Формат представлення знайдених документів:
повнийінформаційнийкороткий
Відсортувати знайдені документи за:
авторомназвоюроком виданнятипом документа
Пошуковий запит: (<.>S=Computer memory systems.<.>)
Загальна кiлькiсть документiв : 6
Показанi документи с 1 за 6
1.


   
    Charge-Trapping Non-Volatile Memories [[electronic resource] :] : volume 2--Emerging Materials and Structures / / ed. Dimitrakis, Panagiotis. - 1st ed. 2017. - [S. l. : s. n.]. - V, 211 p. 170 illus., 117 illus. in color. - Б. ц.
    Зміст:
Materials and Device Reliability in SONOS Memories --
Charge-Trap-Non-Volatile Memory and Focus on Flexible Flash Memory Devices --
Hybrid Memories Based on Redox Molecules --
Organic Floating-Gate Memory Structures --
Nanoparticles Based Flash-like Non Volatile Memories: Cluster Beam Synthesis of Metallic Nanoparticles and Challenges for the Overlying Control Oxide Layer.
Рубрики: Nanotechnology.
   Electronic circuits.

   Electronics.

   Microelectronics.

   Computer memory systems.

   Engineering—Materials.

   Nanotechnology.

   Electronic Circuits and Devices.

   Electronics and Microelectronics, Instrumentation.

   Memory Structures.

   Materials Engineering.

Анотація: This book describes the technology of charge-trapping non-volatile memories and their uses. The authors explain the device physics of each device architecture and provide a concrete description of the materials involved and the fundamental properties of the technology. Modern material properties, used as charge-trapping layers, for new applications are introduced. Provides a comprehensive overview of the technology for charge-trapping non-volatile memories; Details new architectures and current modeling concepts for non-volatile memory devices; Focuses on conduction through multi-layer gate dielectrics stacks.

Перейти: https://doi.org/10.1007/978-3-319-48705-2

Дод.точки доступу:
Dimitrakis, Panagiotis. \ed.\; SpringerLink (Online service)
Свободных экз. нет
Знайти схожі

2.


   
    Normally-Off Computing [[electronic resource] /] : монография / ed.: Nakada, Takashi., Nakamura, Hiroshi. - 1st ed. 2017. - [S. l. : s. n.]. - VII, 136 p. 106 illus., 74 illus. in color. - Б. ц.
    Зміст:
1. Introduction --
2. Low-power circuit technologies --
3. Non-volatile memories --
4. Normally-Off Computing --
5. Technologies for realizing Normally-Off Computing --
6. Research and Development of Normally-Off Computing – NEDO Project – --
7. Related Research & Development --
8. Conclusion.
Рубрики: Computer memory systems.
   Electrical engineering.

   Renewable energy resources.

   Memory Structures.

   Electrical Engineering.

   Renewable and Green Energy.

Анотація: As a step toward ultimate low-power computing, this book introduces normally-off computing, which involves inactive components of computer systems being aggressively powered off with the help of new non-volatile memories (NVMs). Because the energy consumption of modern information devices strongly depends on both hardware and software, co-design and co-optimization of hardware and software are indispensable to improve energy efficiency. The book discusses various topics including (1) details of low-power technologies including power gating, (2) characteristics of several new-generation NVMs, (3) normally-off computing architecture, (4) important technologies for implementing normally-off computing, (5) three practical implementations: healthcare, mobile information devices, and sensor network systems for smart city applications, and (6) related research and development. Bridging computing methodology and emerging memory devices, the book is designed for both hardware and software designers, engineers, and developers as comprehensive material for understanding normally-off computing.

Перейти: https://doi.org/10.1007/978-4-431-56505-5

Дод.точки доступу:
Nakada, Takashi. \ed.\; Nakamura, Hiroshi. \ed.\; SpringerLink (Online service)
Свободных экз. нет
Знайти схожі

3.


   
    Lightweight Cryptography for Security and Privacy [[electronic resource] :] : 5th International Workshop, LightSec 2016, Aksaray, Turkey, September 21-22, 2016, Revised Selected Papers / / ed. Bogdanov, Andrey. - 1st ed. 2017. - [S. l. : s. n.]. - VII, 149 p. 34 illus. - Б. ц.
    Зміст:
Cryptanalysis --
Lightweight designs --
Implementation challenges.
Рубрики: Data encryption (Computer science).
   Computer security.

   Coding theory.

   Information theory.

   Computer memory systems.

   Artificial intelligence.

   Cryptology.

   Systems and Data Security.

   Coding and Information Theory.

   Memory Structures.

   Artificial Intelligence.

Анотація: This book constitutes the refereed post-conference proceedings of the 5th International Workshop on Lightweight Cryptography for Security and Privacy, LightSec 2016, held in Aksaray, Turkey, in September 2016. The 9 full papers presented were carefully reviewed and selected from 18 submissions. The papers are organized in the following topical sections: cryptanalysis, lightweight designs, implementation challenges.

Перейти: https://doi.org/10.1007/978-3-319-55714-4

Дод.точки доступу:
Bogdanov, Andrey. \ed.\; SpringerLink (Online service)
Свободных экз. нет
Знайти схожі

4.


   
    Reversible Computation [[electronic resource] :] : 9th International Conference, RC 2017, Kolkata, India, July 6-7, 2017, Proceedings / / ed.: Phillips, Iain., Rahaman, Hafizur. - 1st ed. 2017. - [S. l. : s. n.]. - XII, 255 p. 98 illus. - Б. ц.
Рубрики: Logic design.
   Input-output equipment (Computers).

   Computer memory systems.

   Artificial intelligence.

   Software engineering.

   Computer communication systems.

   Logic Design.

   Input/Output and Data Communications.

   Memory Structures.

   Artificial Intelligence.

   Software Engineering.

   Computer Communication Networks.

Анотація: This book constitutes the refereed proceedings of the 9th International Conference on Reversible Computation, RC 2017, held in Kolkata, India, in July 2017. The 13 full and 5 short papers included in this volume together with one invited paper were carefully reviewed and selected from 47 submissions. The papers are organized in the following topical sections: foundations; reversible circuit synthesis; reversible circuit optimization; testing and fault tolerance; and quantum circuits.

Перейти: https://doi.org/10.1007/978-3-319-59936-6

Дод.точки доступу:
Phillips, Iain. \ed.\; Rahaman, Hafizur. \ed.\; SpringerLink (Online service)
Свободных экз. нет
Знайти схожі

5.


   
    In Search of the Next Memory [[electronic resource] :] : inside the Circuitry from the Oldest to the Emerging Non-Volatile Memories / / ed.: Gastaldi, Roberto., Campardo, Giovanni. - 1st ed. 2017. - [S. l. : s. n.]. - XVIII, 247 p. 185 illus. - Б. ц.
    Зміст:
Historical overview of solid-state non-volatile memories --
State of art limitations --
New approaches to non-volatile memories --
Core circuitry --
Periphery circuitry --
Functional interfaces --
Error management --
Algorithm to survive --
Final considerations.
Рубрики: Electronic circuits.
   Computer memory systems.

   Semiconductors.

   Electronics.

   Microelectronics.

   Circuits and Systems.

   Memory Structures.

   Semiconductors.

   Electronics and Microelectronics, Instrumentation.

Анотація: This book provides students and practicing chip designers with an easy-to-follow yet thorough, introductory treatment of the most promising emerging memories under development in the industry. Focusing on the chip designer rather than the end user, this book offers expanded, up-to-date coverage of emerging memories circuit design. After an introduction on the old solid-state memories and the fundamental limitations soon to be encountered, the working principle and main technology issues of each of the considered technologies (PCRAM, MRAM, FeRAM, ReRAM) are reviewed and a range of topics related to design is explored: the array organization, sensing and writing circuitry, programming algorithms and error correction techniques are reviewed comparing the approach followed and the constraints for each of the technologies considered. Finally the issue of radiation effects on memory devices has been briefly treated. Additionally some considerations are entertained about how emerging memories can find a place in the new memory paradigm required by future electronic systems. This book is an up-to-date and comprehensive introduction for students in courses on memory circuit design or advanced digital courses in VLSI or CMOS circuit design. It also serves as an essential, one-stop resource for academics, researchers and practicing engineers.

Перейти: https://doi.org/10.1007/978-3-319-47724-4

Дод.точки доступу:
Gastaldi, Roberto. \ed.\; Campardo, Giovanni. \ed.\; SpringerLink (Online service)
Свободных экз. нет
Знайти схожі

6.


    Winterstein, Felix.
    Separation Logic for High-level Synthesis [[electronic resource] /] : монография / Felix. Winterstein ; . - 1st ed. 2017. - [S. l. : s. n.]. - XIX, 132 p. 19 illus., 7 illus. in color. - Б. ц.
    Зміст:
1. Introduction --
2. High-level Synthesis of Dynamic Data Structures --
3. Background --
4. Heap Partitioning and Parallelisation --
5. Custom Multi-Cache Architectures --
6. Conclusion --
Bibliography --
Appendices.
Рубрики: Electronic circuits.
   Computer memory systems.

   Logic design.

   Programming languages (Electronic computers).

   Circuits and Systems.

   Memory Structures.

   Logic Design.

   Programming Languages, Compilers, Interpreters.

Анотація: This book presents novel compiler techniques, which combine a rigorous mathematical framework, novel program analyses and digital hardware design to advance current high-level synthesis tools and extend their scope beyond the industrial ‘state of the art’. Implementing computation on customised digital hardware plays an increasingly important role in the quest for energy-efficient high-performance computing. Field-programmable gate arrays (FPGAs) gain efficiency by encoding the computing task into the chip’s physical circuitry and are gaining rapidly increasing importance in the processor market, especially after recent announcements of large-scale deployments in the data centre. This is driving, more than ever, the demand for higher design entry abstraction levels, such as the automatic circuit synthesis from high-level languages (high-level synthesis). The techniques in this book apply formal reasoning to high-level synthesis in the context of demonstrably practical applications.

Перейти: https://doi.org/10.1007/978-3-319-53222-6

Дод.точки доступу:
Winterstein, Felix. \.\; SpringerLink (Online service)
Свободных экз. нет
Знайти схожі

 
© Міжнародна Асоціація користувачів і розробників електронних бібліотек і нових інформаційних технологій
(Асоціація ЕБНІТ)